




Accelerating the next technology revolution

# *Doping trends and chemistries for advanced devices*





# Where can the Chemists contribute for next generation devices?

- New materials and structures require new chemistries  
→ FINFETs & high mobility channels may require  
Mono-Layer Doping

→MLD

# Outline

---

- Junction Doping & Scaling Challenges
- Monolayer Doping Process Technology
  - MLD Process Development
  - MLD FinFET Demonstration
  - MLD Prospect & Scalability
- Summary

# Next generation FinFETs Require New Materials/Chemistries




## High Volume Manufacturing

FinFET  
HKMG  
SiGe Strain


HKMG

4<sup>th</sup> Gen SiGe



HKMG

3<sup>rd</sup> Gen SiGe




45nm

32nm

22nm


	Si	Ge	GaAs	InAs	InP	InSb
Electron mobility (cm <sup>2</sup> /Vs)	1600	3900	9200	40000	5400	77000
Electron effective mass ( $\text{J}/\text{m}_0$ )	$m_t : 0.19$ $m_i : 0.916$	$m_t : 0.082$ $m_i : 1.467$	0.067	0.023	0.082	0.014
Hole mobility (cm <sup>2</sup> /Vs)	430	1900	400	500	200	850
Electron effective mass ( $\text{J}/\text{m}_0$ )	$m_{HH} : 0.49$ $m_{LH} : 0.16$	$m_{HH} : 0.28$ $m_{LH} : 0.044$	$m_{HH} : 0.45$ $m_{LH} : 0.082$	$m_{HH} : 0.57$ $m_{LH} : 0.35$	$m_{HH} : 0.45$ $m_{LH} : 0.12$	$m_{HH} : 0.44$ $m_{LH} : 0.016$
Band gap (eV)	1.12	0.66	1.42	0.36	1.34	0.17
Permittivity	11.8	16	12	14.8	12.6	17

1. 3D FIN geometry with high  $\mu$  materials
2. High  $\mu$  materials require low thermal budgets
3. Need low temperature 3D doping technique





# FinFET / Tri-Gate Scaling Challenges

Enabling Non-Planar Scaling for 11nm Node and Beyond



# Junction Scaling Challenges in Advanced Nodes




Enabling junction scaling in advanced nodes beyond 11nm



- ITRS roadmap calls for a sub-5nm junction for beyond 14nm node.
- Current beam-implant technology is running out of steam to keep up with this aggressive  $X_j$  scaling.
- Monolayer doping technique could be a key enabling technology to extend FinFET scaling beyond 14nm node.


# Random Dopant Fluctuations (RDF) Issue

RDF issue due to ion implantation impedes further junction scaling



- Severe lateral dopant encroachment will be unmanageable in  $L_g < 20\text{nm}$
- Alternative doping approach is needed to overcome the RDF challenge.

# Alternative Conformal Doping Technique in Dire Need to Support Aggressive Fin Pitch Scaling



- **20-60nm Fin pitch is optimum range for  $C_{\text{para}}$** 
  - Smaller fin pitch cause larger device foot print → Increase  $C_{\text{con}}$
  - Larger pitch with higher  $H_{\text{fin}}$  increase  $C_{\text{con}}$  & process overhead (Increased overetch for stringer removal) → Optimum  $H_{\text{fin}}$  : 20~40nm

# Towards the Limits of Ion Implant


(Ion implant = I/I)




## Double-Gate SOI FinFET Structure

- Hard mask nitride
- Fin formation
- $\text{SiO}_2/\text{HK}$  and  $\text{TiN}/\text{Poly Si}$
- Offset spacer and S/D implantation
- S/D implantation and spike anneal
- Contact formation

TiN and Poly Si were stripped






[DG SOI FinFET with  $\text{SiO}_2=1 \text{ nm}$ ,  $\text{HfO}_2=2 \text{ nm}$ ]



- What we need to enable further  $L_g$  scaling below sub-20 nm?
  1. Excellent lateral diffusion control or more thermal budget → improves SCE margin
  2. Uniform conformal doping → reduce parasitic and  $I_{\text{on}}$  variation from die to die
  3. Highly doped S/D extension → reduce S/D resistance for high Ion

# Alternative Non-Planar Doping Technologies

Option	Beam line	Plasma	Mono Layer Doping
			
Conformal Doping	Challenges to achieve conformal doping	Moderate (Better than I/I)	Uniform & Conformal around Fin
FIN Damage	High Damage	Low damage for AsH <sub>3</sub> & B <sub>2</sub> H <sub>6</sub> .	No Damage (Wet Chemical Doping)
Dose	Good doping	Fin-Width, Thermal Budget Dependent	Fin-Width, Thermal Budget Dependent
Results	<ul style="list-style-type: none"> <li>▪ Fin damage</li> <li>▪ Junction depth ~30nm</li> </ul>	<ul style="list-style-type: none"> <li>▪ Low damage</li> <li>▪ Relatively low dopant activation</li> </ul>	<ul style="list-style-type: none"> <li>▪ ZERO damage</li> <li>▪ USJ ~ sub-10nm</li> <li>▪ Highly conformal</li> </ul>

# Outline


---

- Junction Scaling & RDF Challenges
- Monolayer Doping Process Technology
  - MLD Process Development
  - MLD FinFET Demonstration
  - MLD Prospect & Scalability
- Summary


# Mono Layer Doping (MLD)

Elegant solution to ultra shallow junction formation


→ excellent uniformity and self-limiting




Wet chemical doping



Cap



Anneal




Cap removal

# Benefits of Monolayer Doping




- Sub 10-nm junctions achievable
- No implant damage to substrate
- Excellent method for doping non-planar structures
- Low equipment and processing costs

- Applicable to various substrates (Si, SiGe, Ge, III-V)
- Long roadmap envisioned for MLD

# MLD Advantage over Ion implantation




High resolution X-Ray Diffraction on  $\text{In}_{0.53}\text{GaAs}/\text{InP}$  indicates lattice quality deteriorates for implanted sample but not for non-implanted or MLD sample






# Ion implantation impedes III-V fin progress



Pristine III-V Fin





$\text{Si}^+$  I/I III-V Fin





- I/I is expected to completely amorphize a III-V Fin when we scale  $W_{\text{FIN}}$  to  $\sim 10\text{nm}$ . Hence, no/low damage doping techniques will be critical for scaled Fins.
- New low damage 3D compatible doping method (MLD) required for next generation

(Ion implant = I/I)

# MonoLayer Doping Enables USJ & Abrupt Junction








- ✓ Excellent lateral diffusion control
- ✓ Conformal doping around high aspect ratio fin



# A Comparison of Junction Abruptness


MLD doping shows steepest junction



# Effect of RTA Temperature on Sulfur doping using MLD



- < 500 °C, 30 s
  - $X_j < 3\text{ nm}^*$ ,  $R_{sh} > 1300 \Omega/\text{sq}$
  - Doping profile  $\sim 1 \text{ nm/dec}$
- > 500 °C, 30 s
  - $X_j = 9 \text{ nm}^*$ ,  $R_{sh} = 164 \Omega/\text{sq}$
  - Long diffusion tail




$N_d$  and  $X_j$  increase with temperature

# Effect of ms-Flash Anneal for Sulfur doping using MLD




Sample	$R_{sh}^*$	$\mu^*$	$n^*$
	$\Omega/\text{sq}$	$\text{cm}^2/\text{Vs}$	$\times 10^{12} \text{ cm}^{-2}$
Temp <sub>1</sub>	450	3200	4.3
Temp <sub>2</sub>	277	1460	15
RTA, 30s	164	2682	14



Ms-flash has higher near surface concentration, but not increased activation, further optimization necessary.


\* VdP Hall data. \*\* Estimated  $T_p$



# Effect of Capping Layer for Sulfur doping using MLD





- Cap type influences S incorporation
- Attributable to temperature of deposition
- S desorbs at temps  $\geq 250^\circ\text{C}$



Process	Total Dopant	$R_{sh}$ (ohm/ $\square$ ) Hall	Mob ( $\text{cm}^2 \text{ V}^{-1} \text{s}^{-1}$ )
PVD SiN	3.5E+13	104	2570
ALD SiO <sub>2</sub>	4E+13	223.5	1570
ALD Al <sub>2</sub> O <sub>3</sub>	1.9E+13	296.8	1830
250°C SiO <sub>2</sub>	2.5E+13	291	1310



# Advanced Junction Solutions

~ S-MLD meets ITRS 10nm node specification



S-MLD process is proven to be able to meet 10nm (2021) technology node specification for S/D extension. Flash anneal can activate up to  $1\text{E}20/\text{cm}^3$  of S in InGaAs.



# Molecular Monolayer Doping for 3D: Ultra Shallow Junction, Defect-Free & Conformal Doping with MLD



## ■ Highlights of MLD Doping

- 1. Ultra-Shallow Junction:** X<sub>j</sub> < 10nm.
- 2. Defects-Free (No implant damage):** Low leakage → Good for LSTP applications
- 3. Conformal Doping:** Best known method for doping non-planar structures (Si, SiGe, Ge, III-V)

# Silicidation on MLD Fin vs I/I Fin




- **Uniform silicide formation and defect-free doping**
  - MLD approach shows excellent silicide uniformity and zero Fin damage (important for lowering Fin resistance)
  - I/I approach is inferior due to severe implant defects & non-uniform silicide

# MLD Shows Better Dopant Profile Control

- **MLD vs. I/I extension for phosphorus doping**



- Dose of each structure are chosen when the peak doping concentration is almost same at  $L_g=40$  nm
- The same dose were applied regardless of  $L_g$  at the same structure
- Even though using longer annealing time, MLD show excellent short channel margin than I/I extension. It can be further improved when we use the Arsenic MLD



# MLD Enables Aggressive Lg Scaling

## ✓ Id-Vg comparison bet. MLD and I/I extension

- MLD shows excellent short channel margin without large  $I_{on}$  drop




better

Geometry	$L_g/H_{\text{fin}}/W_{\text{fin}} = 40/40/20 \text{ (nm)}$		$L_g/H_{\text{fin}}/W_{\text{fin}} = 30/30/15 \text{ (nm)}$		$L_g/H_{\text{fin}}/W_{\text{fin}} = 20/20/10 \text{ (nm)}$	
Process	MLD	I/I ext.	MLD	I/I ext.	MLD	I/I ext.
$I_{on}(V_g=V_d=1\text{V}) \text{ (A)}$	6.16E-5	6.84E-5	5.03E-5	5.71E-5	3.77E-5	4.73E-5
$I_{off}(V_g=0\text{V}, V_d=1\text{V}) \text{ (A)}$	2.65E-9	2.29E-7	4.94E-9	2.22E-7	2.32E-8	7.1E-7
DIBL(@ $I_d=1\text{E-}7$ ) (mV/V)	73	> 150	84	> 150	116	> 150
SS(@ $V_d=0.05 \text{ V}$ ) (mV/dec)	82	166	88	156	105	217

# Need More Efforts into $R_{S/D}$ & Strain for fins




FinFET/NW FET Enhances Scalability but High  $R_{SD}$  Limits Performance...



Need efforts in  
 $R_{S/D}$  to reduce  
parasitic  
resistance!





Need higher  
strain for  
carrier  
mobility  
boost!



# Molecular Monolayer Doping (MLD) Process

Damage-free surface improves hetero-epitaxy quality → MLD is ‘epi-friendly’


## Dual Epi (SiGe & Si Elevated S/D)



- Due to a damage-free doping, pseudomorphic SiGe and Si epitaxy on MLD substrate with excellent single crystalline quality were demonstrated, coupled with smooth surfaces.
- When grown on an I/I substrate, the pendellosung fringes of the epitaxy films broaden and smear because of severe crystal defects, often accompanied by strain relaxation.

# Key Process Parameters for MLD

❖ Purpose: MLD Dopant/ Solvent Screening & Optimization → lots of space for the Chemist!



# MLD Prospect & Scalability Beyond 20nm Node

## DG SOI FinFET simulation summary




Danger

	$L_g = 40\text{nm}$	$L_g = 30\text{nm}$	$L_g = 20\text{nm}$	$L_g = 10\text{nm}$
I/I S/D + NiSi	<ul style="list-style-type: none"> <li>- Relatively high <math>I_{on}</math></li> <li>- Spike annealing</li> </ul>	<ul style="list-style-type: none"> <li>- Difficult to control overlap</li> </ul>	<ul style="list-style-type: none"> <li>- Severe lateral diffusion</li> <li>- Low thermal budget</li> <li>- Dopant variability</li> </ul>	<ul style="list-style-type: none"> <li>- No short channel margin</li> </ul>
I/I ext + elevated S/D		<p>[Requirement ]</p> <ul style="list-style-type: none"> <li>- implant (dose, energy) &amp; annealing optimization</li> </ul>		
MLD + elevated S/D		<ul style="list-style-type: none"> <li>- More thermal budget than I/I S/D</li> </ul>	<ul style="list-style-type: none"> <li>- Poor short channel margin</li> <li>- Poor dopant variability than MLD</li> </ul>	<ul style="list-style-type: none"> <li>- No short channel margin</li> </ul>
		<p>[Requirement ]</p> <ul style="list-style-type: none"> <li>- <math>I_{on}</math> slightly bigger than MLD, but lower than I/I S/D</li> </ul>	<p>[Requirement ]</p> <ul style="list-style-type: none"> <li>- Tri-gate structure</li> <li>- Laser annealing</li> </ul>	
			<ul style="list-style-type: none"> <li>- Excellent lateral diffusion control</li> <li>- Conformal doping</li> <li>- Low dopant variability</li> </ul>	<ul style="list-style-type: none"> <li>- Ion performance</li> <li>- Short channel margin</li> </ul>
		<p>[Requirement ]</p> <ul style="list-style-type: none"> <li>- Increasing MLD doping up to <math>5E19 \text{ cm}^{-3}</math> for large <math>I_{on}</math></li> <li>- Process test with various dopants (As, Sb, B..)</li> </ul>		<p>[Requirement ]</p> <ul style="list-style-type: none"> <li>- Tri-gate or GAA structure</li> <li>- S/D opt. to increase <math>I_{on}</math></li> </ul>

# Rs vs Ultra-Shallow Junction Benchmarking

Comparison of MLD, Plasma and Beamlne Methods



- MLD doping shows promise for junction scaling below sub-10nm X<sub>j</sub>.

# Summary

## New materials and new architectures require new doping techniques

- FinFETS - Shallow conformal doping is required!
- III-V Materials – Shallow non-damaging doping is required!
- Achieved USJ ( $X_j < 10\text{nm}$ ), defect-free and conformal doping around high aspect ratio Fin structure with monolayer doping (MLD) process.
- Damage free monolayer doping enables the formation of smoother silicide for reduced parasitic resistance in narrow fin.
- MLD shows improved epitaxy quality (SiGe & Si) over traditional implant technique → Good for strain retention.
- MLD holds great promise for scaling with fin and iii-v beyond sub-10nm regime while maintaining good SCE.