




Accelerating the next technology revolution

Doping trends and chemistries for advanced devices



Where can the Chemists contribute for next generation devices?

- New materials and structures require new chemistries
 - FINFETs & high mobility channels may require Mono-Layer Doping

→MLD


Outline

- **Junction Doping & Scaling Challenges**
- **Monolayer Doping Process Technology**
 - **MLD Process Development**
 - **MLD FinFET Demonstration**
 - **MLD Prospect & Scalability**
- **Summary**

Next generation FinFETs Require New Materials/Chemistries




High Volume Manufacturing




	Si	Ge	GaAs	InAs	InP	InSb
Electron mobility (cm ² /Vs)	1600	3900	9200	40000	5400	77000
Electron effective mass (/m ₀)	m _t : 0.19 m _l : 0.916	m _t : 0.082 m _l : 1.467	0.067	0.023	0.082	0.014
Hole mobility (cm ² /Vs)	430	1900	400	500	200	850
Electron effective mass (/m ₀)	m _{HH} : 0.49 m _{LH} : 0.16	m _{HH} : 0.28 m _{LH} : 0.044	m _{HH} : 0.45 m _{LH} : 0.082	m _{HH} : 0.57 m _{LH} : 0.35	m _{HH} : 0.45 m _{LH} : 0.12	m _{HH} : 0.44 m _{LH} : 0.016
Band gap (eV)	1.12	0.66	1.42	0.36	1.34	0.17
Permittivity	11.8	16	12	14.8	12.6	17

1. 3D FIN geometry with high μ materials
2. High μ materials require low thermal budgets
3. Need low temperature 3D doping technique





FinFET / Tri-Gate Scaling Challenges

Enabling Non-Planar Scaling for 11nm Node and Beyond



Junction Scaling Challenges in Advanced Nodes


Enabling junction scaling in advanced nodes beyond 11nm



- ITRS roadmap calls for a sub-5nm junction for beyond 14nm node.
- Current beam-implant technology is running out of steam to keep up with this aggressive X_j scaling.
- Monolayer doping technique could be a key enabling technology to extend FinFET scaling beyond 14nm node.




Random Dopant Fluctuations (RDF) Issue

RDF issue due to ion implantation impedes further junction scaling



- Severe lateral dopant encroachment will be unmanageable in $L_G < 20\text{nm}$
- Alternative doping approach is needed to overcome the RDF challenge.

Alternative Conformal Doping Technique in Dire Need to Support Aggressive Fin Pitch Scaling



* Intel Announcement, May 2011

High parasitic resistance
 → Need new conformal doping technique

- 20-60nm Fin pitch is optimum range for C_{para}
 - Smaller fin pitch cause larger device foot print → Increase C_{con}
 - Larger pitch with higher H_{fin} increase C_{con} & process overhead (Increased overetch for stringer removal) → Optimum H_{fin} : 20~40nm

Towards the Limits of Ion Implant


(Ion implant = I/I)




Double-Gate SOI FinFET Structure

- Hard mask nitride
- Fin formation
- SiO₂/HK and TiN/Poly Si
- Offset spacer and S/D implantation
- S/D implantation and spike anneal
- Contact formation

TiN and Poly Si were stripped



[DG SOI FinFET with SiO₂=1 nm, HfO₂=2 nm]



What we need to enable further L_g scaling below sub-20 nm?

1. Excellent lateral diffusion control or more thermal budget → **improves SCE margin**
2. Uniform conformal doping → **reduce parasitic and I_{on} variation from die to die**
3. Highly doped S/D extension → **reduce S/D resistance for high Ion**

Alternative Non-Planar Doping Technologies

Option	Beam line	Plasma	Mono Layer Doping
Conformal Doping	Challenges to achieve conformal doping	Moderate (Better than I/I)	Uniform & Conformal around Fin
FIN Damage	High Damage	Low damage for AsH ₃ & B ₂ H ₆ .	No Damage (Wet Chemical Doping)
Dose	Good doping	Fin-Width, Thermal Budget Dependent	Fin-Width, Thermal Budget Dependent
Results	<ul style="list-style-type: none"> Fin damage Junction depth ~30nm 	<ul style="list-style-type: none"> Low damage Relatively low dopant activation 	<ul style="list-style-type: none"> ZERO damage USJ ~ sub-10nm Highly conformal


Outline

- Junction Scaling & RDF Challenges
- **Monolayer Doping Process Technology**
 - MLD Process Development
 - MLD FinFET Demonstration
 - MLD Prospect & Scalability
- Summary


Mono Layer Doping (MLD)

Elegant solution to ultra shallow junction formation


→ excellent uniformity and self-limiting




Wet chemical doping



Cap



Anneal




Cap removal



Benefits of Monolayer Doping

- Sub 10-nm junctions achievable
 - No implant damage to substrate
 - Excellent method for doping non-planar structures
 - Low equipment and processing costs
-
- Applicable to various substrates (Si, SiGe, Ge, III-V)
 - Long roadmap envisioned for MLD


MLD Advantage over Ion implantation



High resolution X-Ray Diffraction on $\text{In}_{0.53}\text{GaAs}/\text{InP}$ indicates lattice quality deteriorates for implanted sample but not for non-implanted or MLD sample




No major change in HRXRD data after MLD and annealing up to 700 °C



Increase in defect or relaxation post annealing [700 °C] of Implanted sample



Ion implantation impedes iii-V fin progress



- I/I is expected to completely amorphize a III-V Fin when we scale W_{FIN} to $\sim 10\text{nm}$. Hence, no/low damage doping techniques will be critical for scaled Fins.
- New low damage 3D compatible doping method (MLD) required for next generation



(Ion implant = I/I)

MonoLayer Doping Enables USJ & Abrupt Junction







1. Hard mask nitride
2. Fin formation
3. SiO₂/HK and TiN/Poly Si
4. **MLD**
5. Offset spacer
6. Doped elevated S/D
7. Contact formation

- ✓ Excellent lateral diffusion control
- ✓ Conformal doping around high aspect ratio fin



A Comparison of Junction Abruptness


MLD doping shows steepest junction



Effect of RTA Temperature on Sulfur doping using MLD



- $< 500\text{ }^{\circ}\text{C}$, 30 s
 - $X_j < 3\text{ nm}^*$, $R_{sh} > 1300\text{ }\Omega/\text{sq}$
 - Doping profile $\sim 1\text{ nm/dec}$
- $> 500\text{ }^{\circ}\text{C}$, 30 s
 - $X_j = 9\text{ nm}^*$, $R_{sh} = 164\text{ }\Omega/\text{sq}$
 - Long diffusion tail




N_d and X_j increase with temperature

Effect of ms-Flash Anneal for Sulfur doping using MLD




Sample	R_{sh}^*	μ^*	n^*
	Ω/sq	cm^2/Vs	$\times 10^{12} cm^{-2}$
Temp ₁	450	3200	4.3
Temp ₂	277	1460	15
RTA, 30s	164	2682	14



Ms-flash has higher near surface concentration, but not increased activation, further optimization necessary.

* VdP Hall data. ** Estimated T_p


Ms- flash profile



Effect of Capping Layer for Sulfur doping using MLD





- Cap type influences S incorporation
- Attributable to temperature of deposition
- S desorbs at temps ≥ 250 °C



Process	Total Dopant	R_{sh} (ohm/ \square) Hall	Mob ($\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$)
PVD SiN	3.5E+13	104	2570
ALD SiO ₂	4E+13	223.5	1570
ALD Al ₂ O ₃	1.9E+13	296.8	1830
250°C SiO ₂	2.5E+13	291	1310

Advanced Junction Solutions




~ S-MLD meets ITRS 10nm node specification



S-MLD process is proven to be able to meet 10nm (2021) technology node specification for S/D extension. Flash anneal can activate up to $1\text{e}20/\text{cm}^3$ of S in InGaAs.

Molecular Monolayer Doping for 3D:



Ultra Shallow Junction, Defect-Free & Conformal Doping with MLD



Highlights of MLD Doping

1. **Ultra-Shallow Junction:** $X_j < 10\text{nm}$.
2. **Defects-Free (No implant damage):** Low leakage → Good for LSTP applications
3. **Conformal Doping:** Best known method for doping non-planar structures (Si, SiGe, Ge, III-V)

Silicidation on MLD Fin vs I/I Fin




- **Uniform silicide formation and defect-free doping**
 - MLD approach shows excellent silicide uniformity and zero Fin damage (important for lowering Fin resistance)
 - I/I approach is inferior due to severe implant defects & non-uniform silicide

MLD Shows Better Dopant Profile Control



MLD vs. I/I extension for phosphorus doping

- Dose of each structure are chosen when the peak doping concentration is almost same at $L_g=40$ nm
- The same dose were applied regardless of L_g at the same structure
- Even though using longer annealing time, MLD show excellent short channel margin than I/I extension. It can be further improved when we use the Arsenic MLD



MLD Enables Aggressive Lg Scaling

- ✓ Id-Vg comparison bet. MLD and I/I extension
 - MLD show shows excellent short channel margin without large I_{on} drop




better

Geometry	$L_g/H_{fin}/W_{fin}=40/40/20$ (nm)		$L_g/H_{fin}/W_{fin}=30/30/15$ (nm)		$L_g/H_{fin}/W_{fin}=20/20/10$ (nm)	
	MLD	I/I ext.	MLD	I/I ext.	MLD	I/I ext.
$I_{on}(V_g=V_d=1V)$ (A)	6.16E-5	6.84E-5	5.03E-5	5.71E-5	3.77E-5	4.73E-5
$I_{off}(V_g=0V, V_d=1V)$ (A)	2.65E-9	2.29E-7	4.94E-9	2.22E-7	2.32E-8	7.1E-7
DIBL(@ $I_d=1E-7$) (mV/V)	73	> 150	84	> 150	116	> 150
SS(@ $V_d=0.05$ V) (mV/dec)	82	166	88	156	105	217


Need More Efforts into $R_{S/D}$ & Strain for fins

FinFET/NW FET Enhances Scalability but High $R_{S/D}$ Limits Performance...



Need efforts in $R_{S/D}$ to reduce parasitic resistance!





Need higher strain for carrier mobility boost!



Molecular Monolayer Doping (MLD) Process

Damage-free surface improves hetero-epitaxy quality → MLD is 'epi-friendly'


Dual Epi (SiGe & Si Elevated S/D)



- Due to a damage-free doping, pseudomorphic SiGe and Si epitaxy on MLD substrate with excellent single crystalline quality were demonstrated, coupled with smooth surfaces.
- When grown on an I/I substrate, the pendellosung fringes of the epitaxy films broaden and smear because of severe crystal defects, often accompanied by strain relaxation.

Key Process Parameters for MLD

❖ Purpose: MLD Dopant/ Solvent Screening & Optimization → lots of space for the Chemist!



MLD Prospect & Scalability Beyond 20nm Node

DG SOI FinFET simulation summary



Good



Can be improved




Danger

	$L_g = 40\text{nm}$	$L_g = 30\text{nm}$	$L_g = 20\text{nm}$	$L_g = 10\text{nm}$
I/I S/D + NiSi	- Relatively high I_{on} - Spike annealing	- Difficult to control overlap	- Severe lateral diffusion - Low thermal budget - Dopant variability	- No short channel margin
		[Requirement] - implant (dose, energy) & annealing optimization		
I/I ext + elevated S/D		- More thermal buget than I/I S/D	- Poor short channel margin - Poor dopant variability than MLD	- No short channel margin
	[Requirement] - I_{on} slightly bigger than MLD, but lower than I/I S/D		[Requirement] - Tri-gate structure - Laser annealing	
MLD + elevated S/D			- Excellent lateral diffusion control - Conformal doping - Low dopant variability	- Ion performance - Short channel margin
	[Requirement] - Increasing MLD doping up to $5E19\text{ cm}^{-3}$ for large I_{on} - Process test with various dopants (As, Sb, B..)			[Requirement] - Tri-gate or GAA structure - S/D opt. to increase I_{on}

Rs vs Ultra-Shallow Junction Benchmarking

Comparison of MLD, Plasma and Beamline Methods



- MLD doping shows promise for junction scaling below sub-10nm Xj.

Summary

New materials and new architectures require new doping techniques

- FinFETS - Shallow conformal doping is required!
- III-V Materials – Shallow non-damaging doping is required!
- **Achieved USJ ($X_j < 10\text{nm}$), defect-free and conformal doping around high aspect ratio Fin structure with monolayer doping (MLD) process.**
- **Damage free monolayer doping enables the formation of smoother silicide for reduced parasitic resistance in narrow fin.**
- **MLD shows improved epitaxy quality (SiGe & Si) over traditional implant technique → Good for strain retention.**
- **MLD holds great promise for scaling with fin and iii-v beyond sub-10nm regime while maintaining good SCE.**